Impact of Gate Leakage on Mixed Signal Design and Simulation of Nano-CMOS Circuits
نویسندگان
چکیده
Design optimization for performance enhancement in analog and mixed signal circuits is a major area of research as technology scaling is moving towards the nanometer scale. This paper presents an approach towards the characterization of mixed signal circuits using a 45nm CMOS Voltage Controlled Oscillator with frequency divider as the base line circuit. The performance characteristics of the analog and digital blocks in the circuit are simulated and the accuracy issues arising due to separate analog and digital simulation engines are considered. The tremendous impact of gate tunneling current on device performance is quantitatively analyzed with the help of an “effective tunneling capacitance” which also allows accurate modeling and simulation of digital blocks with almost analog accuracy.
منابع مشابه
Impact of gate-oxide tunneling on mixed-signal design and simulation of a nano-CMOS VCO
Design optimization for performance enhancement in analog and mixed signal circuits is an active area of research as technology scaling is moving towards the nanometer scale. This paper presents an approach towards the efficient simulation and characterization of mixed signal circuits, using a 45nm CMOS voltage controlled oscillator (VCO) with frequency divider as a case study. The performance ...
متن کاملStatistical Modeling of Static Leakage Power and its Variability in CMOS Circuits
This paper focuses on the impact of process variations on the estimation of static leakage power and its variability. A statistical methodology for the estimation of static leakage power dissipation due to subthreshold leakage and gate tunneling leakage in 65 nm CMOS digital circuits, in the presence of process variations, is presented. A 2-input NAND gate is used as a representative library el...
متن کاملModelling and design optimization of Latch Circuits (CMOS NAND Gate Based) by using the Parametric Timing Analysis Technique
The contemporary computing era demands ultra fast, high performance memory circuits to perform on line operations in synchronization with high turbo-speed microprocessors. Since nano scale technology necessitates the need of accurate latch models, realization of ideal latch models becomes crucial. But latch devices face some parametric and time-domain constraints, which thwart it to perform bet...
متن کاملModeling of Substrate Noise Impact on a Single-Ended Cascode LNA in a Lightly Doped Substrate (RESEARCH NOTE)
Substrate noise generated by digital circuits on mixed-signal ICs can disturb the sensitiveanalog/RF circuits, such as Low Noise Amplifier (LNA), sharing the same substrate. This paperinvestigates the adverse impact of the substrate noise on a high frequency cascode LNA laid out on alightly doped substrate. By studying the major noise coupling mechanisms, a new and efficientmodeling method is p...
متن کاملNano-cmos Scaling Problems and Implications 1.1 Design Methodology in the Nano-cmos Era
As process technology scales beyond 100-nm feature sizes, for functional and high-yielding silicon the traditional design approach needs to be modified to cope with the increased process variation, interconnect processing difficulties, and other newly exacerbated physical effects. The scaling of gate oxide (Figure 1.1) in the nano-CMOS regime results in a significant increase in gate direct tun...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007